

Siemens TI 305 | Siemens TI 405 | Siemens TI 505

And other related componentry

Distributed Control Systems

For Industrial Automation

Siemens - Texas Instruments



Product PDF

Presented by DCScenter.com

For Product Needs

Email: sales@DCScenter.com

Call: 800-793-0630

SIEMENS

SIMATIC TI505

Programming Reference

User Manual

DCS Center

Order Number: PPX:505-8104-5
Manual Assembly Number: 2586546-0051
Fifth Edition

**Safety-Related
Guidelines**

This manual contains the following notices intended to ensure personal safety, as well as to protect the products and connected equipment against damage.

 **DANGER**

DANGER indicates an imminently hazardous situation that, if not avoided, will result in death or serious injury.

DANGER is limited to the most extreme situations.

 **WARNING**

WARNING indicates a potentially hazardous situation that, if not avoided, could result in death or serious injury, and/or property damage.

 **CAUTION**

CAUTION indicates a potentially hazardous situation that, if not avoided, could result in minor or moderate injury, and/or damage to property.

CAUTION is also used for property-damage-only accidents.

**Copyright 1995 by Siemens Industrial Automation, Inc.
All Rights Reserved — Printed in USA**

Reproduction, transmission or use of this document or contents is not permitted without express consent of Siemens Industrial Automation, Inc. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

Since Siemens Industrial Automation, Inc. does not possess full access to data concerning all of the uses and applications of customer's products, we do not assume responsibility either for customer product design or for any infringements of patents or rights of others which may result from our assistance.

MANUAL PUBLICATION HISTORY

SIMATIC TI505 Programming Reference Manual

Order Manual Number: PPX:505-8104-5

Refer to this history in all correspondence and/or discussion about this manual.

Event	Date	Description
Original Issue	12/89	Original Issue (2592436-0001)
Second Edition	03/90	Second Edition (2592436-0002)
Errata Package	05/90	Corrections to Chapters 2, 11, and 13 (2592435-0001)
Third Edition	04/92	Third Edition (2592436-0003)
Fourth Edition	05/93	Fourth Edition (2592436-0004)
Fifth Edition	02/95	Fifth Edition (2592436-0005)

DCS Center

LIST OF EFFECTIVE PAGES

Pages	Description	Pages	Description
Cover/Copyright	Fifth		
History/Effective Pages	Fifth		
iii — xxxvi	Fifth		
1-1 — 1-27	Fifth		
2-1 — 2-7	Fifth		
3-1 — 3-16	Fifth		
4-1 — 4-11	Fifth		
5-1 — 5-43	Fifth		
6-1 — 6-185	Fifth		
7-1 — 7-74	Fifth		
8-1 — 8-15	Fifth		
9-1 — 9-33	Fifth		
A-1 — A-13	Fifth		
B-1 — B-6	Fifth		
C-1 — C-27	Fifth		
D-1 — D-4	Fifth		
E-1 — E-43	Fifth		
F-1 — F-1	Fifth		
G-1 — G-36	Fifth		
H-1 — H-17	Fifth		
Index-1 — Index-10	Fifth		
Registration	Fifth		

Contents

Preface

Chapter 1 Series 505/500 System Overview

1.1	The TI545 and TI555 Systems	1-2
	System Components	1-2
	Local and Remote I/O	1-2
	Assigning I/O Point Numbers	1-2
	Program Execution	1-4
	Interrupt RLL Execution	1-4
	Cyclic RLL Execution	1-4
	Discrete Scan	1-4
	Analog Task Processing	1-6
	Cyclic Analog Tasks	1-6
	Non-cyclic Analog Tasks	1-7
	Setting the Scan	1-8
1.2	The TI560/TI565 System	1-10
	TI560/TI565 System Components	1-10
	TI560/TI565 Remote I/O	1-10
	Assigning I/O Point Numbers	1-12
	TI560 Scan Operation	1-12
	TI565 CPU Functions	1-14
1.3	The TI575 System	1-16
	TI575 System Components	1-16
	TI575 Local and Remote I/O	1-16
	TI575 Scan Operation	1-16
1.4	The TI525/TI535 Systems	1-18
	System Components	1-18
	Local and Distributed I/O	1-18
	Series 505 Logical Base	1-19
	Assigning I/O Point Numbers	1-20
	Scan Operation	1-21
1.5	The TI520C/TI530C/TI530T Systems	1-22
	System Components	1-22
	Local and Distributed I/O	1-22
	Series 500 Logical Base	1-23
	Assigning I/O Point Numbers	1-24
	Using Default I/O Numbers	1-25
	Using Default Numbers with 6-, 12-, 14-Slot Bases	1-26
	Scan Operation	1-27

Chapter 2 Data Representation

2.1	Definitions	2-2
2.2	Integers	2-3
2.3	Real Numbers and Binary-Coded Decimal	2-5
	Real Numbers	2-5
	Binary Coded Decimal	2-5
2.4	Format for an Address Stored in a Memory Location	2-6

Chapter 3 I/O Concepts

3.1	Reading and Updating the I/O	3-2
	Discrete Image Register	3-2
	Word Image Register	3-5
3.2	Normal I/O Updates	3-6
	Discrete Control	3-6
	Analog Control	3-6
3.3	High Speed I/O Updates	3-8
	Immediate I/O	3-8
	Modules that Support Immediate I/O	3-10
	Configuring Immediate I/O	3-11
3.4	Interrupt I/O Operation	3-12
	Overview	3-12
	Configuring the Interrupt Input Module	3-12
3.5	Control Relays	3-14
	Using Retentive and Non-retentive Control Relays	3-16

Chapter 4 Controller Memory

4.1	Introduction to Controller Memory	4-2
	RLL Access to the Memory Types	4-3
4.2	Controller Memory Types	4-4
	Ladder Memory	4-4
	Image Register Memory	4-4
	Control Relay Memory	4-4
	Special Memory: TI545, TI555, TI565, TI575 Controllers Only	4-4
	Temporary Memory: TI545, TI555, TI565, TI575 Controllers Only	4-4
	Variable Memory	4-4
	Constant Memory: TI545, TI555, TI560/TI565, TI575 Controllers Only	4-5
	Status Word Memory	4-5
	Timer/Counter Memory	4-5
	Table Move Memory	4-6
	One Shot Memory	4-7
	Shift Register Memory	4-8

Drum Memory	4-9
PGTS Discrete Parameter Area: TI545, TI555, TI575, TI560/TI565	4-10
PGTS Word Parameter Area: TI545, TI555, TI575, TI560/TI565	4-10
User External Subroutine Memory: TI545, TI555, TI575 Controllers Only	4-11
Global Memory: TI575 Only	4-11
VME Memory: TI575 Only	4-11

Chapter 5 Programming Concepts

5.1 RLL Components	5-2
RLL Concept	5-3
RLL Contact	5-4
RLL Coil	5-10
RLL Box Instruction	5-14
RLL Rung Structure	5-14
RLL Scan Principles	5-15
5.2 Program Compile Sequence	5-16
5.3 Using Subroutines (TI545, TI555, TI560/TI565, and TI575)	5-18
RLL Subroutine Programs	5-18
SF Programs	5-19
External Subroutines	5-19
5.4 Cyclic RLL	5-20
Overview	5-20
Cyclic RLL Execution	5-22
5.5 Interrupt RLL	5-24
The Interrupt RLL Program	5-24
Operation	5-27
Performance Characteristics	5-28
Troubleshooting	5-29
5.6 Using Real-Time Clock Data (TI545, TI555, TI560/TI565, TI575)	5-30
BCD Time of Day	5-30
Binary Time of Day	5-32
Time of Day Status	5-33
5.7 Entering Relay Ladder Logic	5-34
Using APT	5-34
Using TISOFT	5-34
5.8 Doing Run-Time Program Edits	5-35
Using TISOFT 4.2 or Later with the TI545, TI555, or TI575	5-35
Using TISOFT 4.01 or Earlier (All Controllers)	5-36
Avoid These Actions During Run-Time Edits	5-37
Additional Considerations When Doing Run-Time Edits	5-40

5.9	Password Protection	5-42
	Protected Program Elements	5-42
	Disabled and Enabled Passwords	5-42
	Password Protection Levels	5-43
	Determining the Current State of Password	5-43
	Password Effect on EEPROM	5-43

Chapter 6 RLL Instruction Set

6.1	Safety Considerations	6-4
	Overview	6-4
	Failure of the Control System	6-4
	Inconsistent Program Operation	6-5
	Editing an Active Process	6-5
6.2	Introduction	6-6
6.3	Absolute Value	6-11
	ABSV Description	6-11
	ABSV Operation	6-11
6.4	Add	6-12
	ADD Description	6-12
	ADD Operation	6-12
6.5	Bit Clear	6-13
	BITC Description	6-13
	BITC Operation	6-13
6.6	Bit Pick	6-14
	BITP Description	6-14
	BITP Operation	6-14
6.7	Bit Set	6-15
	BITS Description	6-15
	BITS Operation	6-15
6.8	Convert Binary to BCD	6-16
	CBD Description	6-16
	CBD Operation	6-16
6.9	Convert BCD to Binary	6-18
	CDB Description	6-18
	CDB Operation	6-18
6.10	Compare	6-20
	CMP Description	6-20
	CMP Operation	6-20
6.11	Coils	6-22
6.12	Contacts	6-23

6.13	Counter (Up Counter)	6-24
	CTR Description	6-24
	CTR Operation	6-24
	Using the Counter Variables	6-25
6.14	Discrete Control Alarm Timer	6-26
	DCAT Description	6-26
	DCAT State Changes	6-27
	DCAT Operation	6-28
	Open/Close Input Turns On	6-28
	Open/Close Input Turns Off	6-28
	Using the DCAT Variables	6-29
6.15	Date Compare	6-30
	DCMP Description	6-30
	DCMP Operation	6-31
6.16	Divide	6-32
	DIV Description	6-32
	DIV Operation	6-32
6.17	Time Driven Drum	6-34
	DRUM Description	6-34
	DRUM Operation	6-35
	Calculating Counts/Step	6-36
	Using DRUM Variables	6-37
6.18	Date Set	6-38
	DSET Description	6-38
	DSET Operation	6-39
6.19	Time/Event Driven Drum	6-40
	EDRUM Description	6-40
	EDRUM Operation	6-41
	Calculating Counts/Step	6-42
	Timer-triggered Advance Only	6-42
	Event-triggered Advance Only	6-42
	Timer and Event- Triggered Advance	6-43
	Timer or External Event-triggered Advance	6-43
	Using EDRUM Variables	6-43
6.20	Unconditional End	6-44
	END Description	6-44
	END Operation	6-44
6.21	Conditional End	6-45
	ENDC Description	6-45
	ENDC Operation	6-45

6.22	Force Role Swap	6-46
	FRS Description	6-46
	FRS Operation	6-47
6.23	Go To Subroutine	6-48
	GTS Description	6-48
	GTS Operation	6-48
6.24	Indexed Matrix Compare	6-50
	IMC Description	6-50
	IMC Operation	6-51
6.25	Immediate I/O Read/Write	6-52
	IORW Description	6-52
	IORW Operation	6-52
6.26	Jump	6-54
	JMP Description	6-54
	JMP/JMPE Operation	6-54
6.27	Load Address	6-56
	LDA Description	6-56
	LDA Operation	6-57
	Specifying Source	6-57
	Specifying Index for Source	6-58
	Specifying Destination	6-58
	Specifying Index for Destination	6-59
6.28	Load Data Constant	6-61
	LDC Description	6-61
	LDC Operation	6-61
6.29	Lock Memory	6-62
	LOCK Description	6-62
	Acquiring Control of the Lock	6-62
	How the Lock Protects Memory	6-64
6.30	Motor Control Alarm Timer	6-65
	MCAT Description	6-65
	MCAT State Changes	6-66
	MCAT Operation	6-68
	Open Input Turns On	6-68
	Close Input Turns On	6-68
	Using the MCAT Variables	6-69
6.31	Master Control Relay	6-70
	MCR Description	6-70
	MCR/MCRE Operation	6-70

6.32	Maskable Event Drum, Discrete	6-74
	MDRMD Description	6-74
	MDRMD Operation	6-75
	Defining the Mask	6-76
	Calculating Counts/Step	6-76
	Timer-triggered Advance Only	6-76
	Event-triggered Advance Only	6-76
	Timer and Event-Triggered Advance	6-77
	Timer or External Event-triggered Advance	6-77
	Using MDRMD Variables	6-77
6.33	Maskable Event Drum, Word	6-78
	MDRMW Description	6-78
	MDRMW Operation	6-80
	Defining the Mask	6-81
	Calculating Counts/Step	6-81
	Timer-triggered Advance Only	6-82
	Event-triggered Advance Only	6-82
	Timer and Event-Triggered Advance	6-82
	Timer or External Event-triggered Advance	6-82
	Using MDRMD Variables	6-83
6.34	Move Image Register From Table	6-84
	MIRFT Description	6-84
	MIRFT Operation	6-84
6.35	Move Image Register To Table	6-86
	MIRTT Description	6-86
	MIRTT Operation	6-86
6.36	Move Image Register To Word	6-88
	MIRW Description	6-88
	MIRW Operation	6-88
6.37	Move Element	6-90
	MOVE Description	6-90
	MOVE Operation	6-91
	Specifying Type of Elements	6-91
	Specifying Source	6-92
	Specifying Index for Source	6-92
	Specifying Destination	6-93
	Specifying Index for Destination	6-93
	Specifying Number of Elements to Move	6-94
6.38	Move Word	6-98
	MOVW Description	6-98
	MOVW Operation	6-99

6.39	Multiply	6-100
	MULT Description	6-100
	MULT Operation	6-100
6.40	Move Word From Table	6-102
	MWFT Description	6-102
	MWFT Operation	6-102
6.41	Move Word with Index	6-104
	MWI Description	6-104
	MWI Operation	6-104
6.42	Move Word to Image Register	6-106
	MWIR Description	6-106
	MWIR Operation	6-106
6.43	Move Word to Table	6-108
	MWTT Description	6-108
	MWTT Operation	6-108
6.44	NOT	6-110
	NOT Description	6-110
	NOT Operation	6-110
6.45	One Shot	6-111
	One Shot Description	6-111
	One Shot Operation	6-111
6.46	Parameterized Go To Subroutine	6-112
	PGTS Description	6-112
	PGTS Operation	6-112
6.47	Parameterized Go To Subroutine (Zero)	6-118
	PGTSZ Description	6-118
	PGTSZ Operation	6-119
6.48	Return from Subroutine	6-120
	RTN Description	6-120
	RTN Operation	6-120
6.49	Subroutine	6-121
	SBR Description	6-121
	SBR Operation	6-121
6.50	Call an SF Program	6-124
	SFPGM Description	6-124
	SFPGM Operation	6-124
6.51	Call SF Subroutines from RLL	6-126
	SFSUB Description	6-126
	SFSUB Operation	6-127

6.52	Bit Shift Register	6-128
	SHRB Description	6-128
	SHRB Operation	6-129
6.53	Word Shift Register	6-130
	SHRW Description	6-130
	SHRW Operation	6-130
6.54	Skip / Label	6-132
	SKP / LBL Description	6-132
	SKP / LBL Operation	6-134
6.55	Scan Matrix Compare	6-136
	SMC Description	6-136
	SMC Operation	6-137
6.56	Square Root	6-138
	SQRT Description	6-138
	SQRT Operation	6-139
6.57	Scan Synchronization Inhibit	6-140
	SSI Description	6-140
	SSI Operation	6-141
6.58	Search Table for Equal	6-142
	STFE Description	6-142
	STFE Operation	6-142
6.59	Search Table for Not Equal	6-144
	STFN Description	6-144
	STFN Operation	6-144
6.60	Subtract	6-146
	SUB Description	6-146
	SUB Operation	6-146
6.61	Table to Table AND	6-147
	TAND Description	6-147
	TAND Operation	6-147
6.62	Start New RLL Task	6-148
	TASK Description	6-148
	TASK Operation	6-148
6.63	Time Compare	6-151
	TCMP Description	6-151
	TCMP Operation	6-151
6.64	Table Complement	6-152
	TCPL Description	6-152
	TCPL Operation	6-152

6.65	Text	6-153
	Text Box Description	6-153
6.66	Timer	6-154
	TMR/TMRF Description	6-154
	TMR/TMRF Operation	6-154
	Using the Timer Variables	6-155
6.67	Table to Table OR	6-156
	TOR Description	6-156
	TOR Operation	6-156
6.68	Time Set	6-157
	TSET Description	6-157
	TSET Operation	6-157
6.69	Table to Word	6-158
	TTOW Description	6-158
	TTOW Operation	6-159
6.70	Table to Table Exclusive OR	6-160
	TXOR Description	6-160
	TXOR Operation	6-161
6.71	Up/Down Counter	6-162
	UDC Description	6-162
	UDC Operation	6-163
	Using the UDC Variables	6-163
6.72	Unlock Memory	6-164
	UNLCK Description	6-164
	UNLCK Operation	6-165
6.73	Word AND	6-166
	WAND Description	6-166
	WAND Operation	6-166
6.74	Word OR	6-168
	WOR Description	6-168
	WOR Operation	6-168
6.75	Word Rotate	6-170
	WROT Description	6-170
	WROT Operation	6-170
6.76	Word to Table	6-172
	WTOT Description	6-172
	WTOT Operation	6-173

6.77	Word to Table AND	6-174
	WTTA Description	6-174
	WTTA Operation	6-175
6.78	Word to Table OR	6-176
	WTTT Description	6-176
	WTTT Operation	6-177
6.79	Word to Table Exclusive OR	6-178
	WTTXO Description	6-178
	WTTXO Operation	6-179
6.80	Word Exclusive OR	6-180
	WXOR Description	6-180
	WXOR Operation	6-180
6.81	External Subroutine Call	6-182
	XSUB Description	6-182
	XSUB Operation	6-183

Chapter 7 Special Function Programs

7.1	Defining Special Function Programs	7-2
	Introduction	7-2
	Special Function Program Types	7-2
	SF Programs Called from RLL	7-3
	SF Programs Called from Loops/Analog Alarms	7-3
7.2	SF Program Statements	7-4
7.3	Executing Special Function Programs	7-5
	Priority/non-priority SF Programs	7-5
	Cyclic Programs	7-5
	Restricted Programs Called by Loops	7-6
	Restricted Programs Called by Analog Alarms	7-7
7.4	Executing Special Function Subroutines	7-8
	Calling SF Subroutines	7-8
	Designing SF Subroutines	7-8
7.5	Memory Usage by SF Programs	7-10
7.6	Entering SF Program Header with TISOFT	7-12
7.7	Reporting SF Program or SFSUB RLL Instruction Errors	7-14
	Reporting Errors with the SFEC Variable	7-14
	Reporting Errors with Discrete Points	7-14
	Reporting Errors with V or WY Memory	7-15
7.8	Entering Special Function Programming Statements	7-16

7.9	Convert BCD to Binary	7-18
	BCDBIN Description	7-18
	BCDBIN Operation	7-18
7.10	Convert Binary Inputs to BCD	7-19
	BINBCD Description	7-19
	BINBCD Operation	7-19
7.11	Call Subroutine	7-20
	CALL Description	7-20
	CALL Operation	7-20
7.12	Correlated Data Table	7-22
	CDT Description	7-22
	CDT Operation	7-23
7.13	Exit on Error	7-24
	EXIT Description	7-24
	EXIT Operation	7-24
7.14	Fall Through Shift Register—Input	7-25
	FTSR-IN Description	7-25
	FTSR-IN Operation	7-26
7.15	Fall through Shift Register—Output	7-29
	FTSR-OUT Description	7-29
	FTSR-OUT Operation	7-30
7.16	Go To/Label Function	7-33
7.17	IF/THEN/ELSE Functions	7-34
	IF/THEN/ELSE Description	7-34
	IF Operation	7-35
7.18	Integer Math Operations	7-36
	IMATH Description	7-36
	IMATH Operation	7-36
7.19	Lead/Lag Operation	7-38
	LEAD/LAG Description	7-38
	LEAD/LAG Operation	7-39
7.20	Real/Integer Math Operations	7-40
	MATH Description	7-40
	MATH Operation	7-41
	Using Offset Indexing	7-43
	Using Element Indexing	7-43
	Indexing Loop and Analog Alarm Variables	7-43
	Using Multiple Subscripts	7-44
	MATH Examples	7-44

7.21	Pack Data	7-45
	PACK Description	7-45
	PACK TO Operation	7-46
	PACK FROM Operation	7-48
7.22	Pack Analog Alarm Data	7-51
	PACKAA Description	7-51
	PACKAA Operation	7-52
7.23	Pack Loop Data	7-54
	PACKLOOP Description	7-54
	PACKLOOP Operation	7-54
7.24	Pack Ramp/Soak Data	7-56
	PACKRS Description	7-56
	PACKRS Operation	7-56
7.25	Printing	7-62
	PRINT Description	7-62
	PRINT Operation	7-62
7.26	Return from SF Program/Subroutine	7-65
7.27	Scaling Values	7-66
	SCALE Description	7-66
	SCALE Operation	7-67
7.28	Sequential Data Table	7-68
	SDT Description	7-68
	SDT Operation	7-68
7.29	Synchronous Shift Register	7-70
	SSR Description	7-70
	SSR Operation	7-70
7.30	Unscaling Values	7-72
	UNSCALE Description	7-72
	UNSCALE Operation	7-72
7.31	Comment	7-74

Chapter 8 Programming Analog Alarms

8.1	Overview	8-2
8.2	Analog Alarm Programming and Structure	8-4
	Analog Alarm Numbers and Variable Names	8-4
	Programming Tables	8-4
	Analog Alarm C-Flags	8-5

8.3	Specifying Analog Alarm V-Flag Address	8-6
	Alarm V-Flag Address	8-6
8.4	Specifying Analog Alarm Sample Rate	8-7
	Sample Rate	8-7
8.5	Specifying Analog Alarm Process Variable Parameters	8-8
	Process Variable Address	8-8
	PV Range Low/High	8-8
	PV is Bipolar 20% Offset	8-8
	Square Root of PV	8-8
8.6	Specifying Analog Alarm Deadband	8-9
	Alarm Deadband	8-9
8.7	Specifying Analog Alarm Process Variable Alarm Limits	8-10
	PV Alarms: Low-low, Low, High, High-high	8-10
8.8	Specifying Analog Alarm Setpoint Parameters	8-11
	Remote Setpoint	8-11
	Clamp SP Limits	8-11
8.9	Specifying Analog Alarm Special Function Call	8-12
	Special Function	8-12
8.10	Specifying Analog Alarm Setpoint Deviation Limits	8-13
	Deviation Alarms: Yellow, Orange	8-13
8.11	Specifying Other Analog Alarm Process Variable Alarms	8-14
	Rate of Change Alarm	8-14
	Broken Transmitter Alarm	8-14

Chapter 9 Programming Loops

9.1	Overview	9-2
9.2	Using the PID Loop Function	9-4
	Manual Mode	9-4
	Auto Mode	9-4
	Cascade Mode	9-4
	Changing Loop Mode	9-5
9.3	Loop Algorithms	9-6
	PID Position Algorithm	9-6
	PID Velocity Algorithm	9-7
9.4	Programming Loops	9-8
	Loop Numbers and Variable Names	9-8
	Programming Tables	9-8
	Loop C-Flags	9-9

9.5	Specifying Loop PID Algorithm	9-10
	Pos/Vel PID Algorithm	9-10
9.6	Specifying LOOP VFLAG ADDRESS	9-11
	Loop V-Flag Address	9-11
9.7	Specifying Loop Sample Rate	9-12
	Sample Rate	9-12
9.8	Specifying Loop Process Variable Parameters	9-13
	Process Variable Address	9-13
	PV Range Low/high	9-13
	PV is Bipolar 20% Offset	9-13
	Square Root of PV	9-13
9.9	Specifying Loop Ramp/Soak Profile	9-14
	Defining Ramp/Soak Operation	9-14
	Defining Ramp/Soak Steps	9-14
	Controlling the Ramp/Soak Operation	9-14
	Ramp/Soak for SP	9-16
	Programming Ramp/Soak	9-16
9.10	Specifying Loop Output Parameters	9-18
	Loop Output Address	9-18
	Output is Bipolar	9-18
	20% Offset on Output	9-18
9.11	Specifying Loop Alarm Deadband	9-19
	Alarm Deadband	9-19
9.12	Specifying Loop Process Variable Alarm Limits	9-20
	PV Alarms Low-low, Low-high, High-high	9-20
9.13	Specifying Loop Setpoint Parameters	9-21
	Remote Setpoint	9-21
	Clamp SP Limits	9-21
9.14	Specifying Loop Tuning Parameters	9-22
	Loop Gain, Reset, Rate	9-22
	Removing Integral Action	9-22
	Removing Derivative Action	9-22
	Removing Proportional Action	9-22
	Freeze Bias	9-23
	Adjust Bias	9-24
9.15	Specifying Loop Derivative Gain Limiting	9-25
	Limiting Coefficient	9-25

9.16	Specifying Loop Special Function Call	9-26
	Special Calculation/ Special Function	9-26
	Calculation Scheduled on Setpoint	9-26
	Calculation Scheduled on Process Variable	9-26
	Calculation Scheduled on Output	9-27
9.17	Specifying Loop Locked Changes	9-28
	Lock Setpoint, Auto/Manual, Cascade	9-28
9.18	Specifying Loop Error Operation	9-29
	Error Operation	9-29
	Error Deadband	9-29
	No Error Calculation	9-29
9.19	Specifying Reverse Acting Loops	9-30
	Reverse Acting	9-30
	Direct-Acting Loop	9-30
	Reverse-Acting Loop	9-30
9.20	Specifying Loop Setpoint Deviation Limits	9-31
	Deviation Alarms Yellow, Orange	9-31
9.21	Specifying Other Loop Process Variable Alarms	9-32
	Rate of Change Alarm	9-32
	Broken Transmitter Alarm	9-32

Appendix A Memory and Variable Types

A.1	RLL Variable Access (TI545, TI555, TI560, TI575)	A-2
A.2	SF Program Variable Access (TI545, TI555, TI565, TI575)	A-3
A.3	RLL Variable Access — Early Model Controllers	A-9

Appendix B RLL Memory Requirements

B.1	Memory Requirements	B-2
------------	----------------------------------	------------

Appendix C Controller Performance

C.1	Calculating Performance for the TI545, TI555, and TI575	C-2
	Calculating Normal Scan Time	C-2
	Calculating the Cyclic RLL Execution Time	C-4
	Total Scan Time Including Cyclic RLL	C-5
C.2	Tuning the TI545/TI555/TI575 Timeline	C-8
	Basic Strategy	C-8
	Using Peak Elapsed Time Words	C-8
	Using the Status Words	C-9
	Concepts to Remember When Calculating Timeline	C-10

C.3	Calculating Performance for the TI560	C-12
	Calculating Scan Time	C-12
	RCC Performance	C-14
	TI565 Performance	C-14
	Hot Backup Performance	C-15
C.4	RLL Execution Times for High-End Controllers	C-16
C.5	SF Program Statement Execution Times for the TI545/TI555/TI575	C-21
C.6	Calculating Performance for the TI520C, TI530C, TI530T, TI525, and TI535	C-24
	Calculating Scan Time	C-24

Appendix D Loop and Analog Alarm Flag Formats

D.1	Loop Flags	D-2
D.2	Analog Alarm Flags	D-4

Appendix E Selected Application Examples

E.1	Using the SHRB	E-2
	SHRB Application Example	E-2
	Explanation	E-2
E.2	Using the SHRW	E-4
	SHRW Application Example	E-4
	Explanation	E-5
E.3	Using the TMR	E-6
	TMR Application Example #1	E-6
	Explanation #1	E-6
	TMR Application Example #2	E-8
	Application #3	E-9
E.4	Using the BITP	E-10
	BITP Application Example	E-10
	Explanation	E-10
E.5	Using the DRUM	E-12
	DRUM Application Example	E-12
	Explanation	E-12
E.6	Using the EDRUM	E-14
	EDRUM Application Example	E-14
	Explanation	E-14
E.7	Using the MIRW	E-18
	Application	E-18
	Explanation	E-20

E.8	Using the MWIR	E-22
	Application	E-22
	Explanation	E-22
E.9	Using the MWTT	E-26
	Application	E-26
	Explanation	E-26
E.10	Using the MWFT	E-28
	Application	E-28
	Explanation	E-28
E.11	Using the WXOR	E-30
	Application	E-30
	Explanation	E-30
	Inputs are Correct	E-32
	Inputs are Incorrect	E-33
E.12	Using the CBD	E-34
	Application	E-34
	Explanation	E-34
E.13	Using the CDB	E-36
	Application	E-36
	Explanation	E-36
E.14	Using the One Shot	E-37
	Application	E-37
	Explanation	E-37
E.15	Using the DCAI	E-38
	Application	E-38
	Explanation	E-40
	Normal Operation	E-40
	Valve Fails to Open	E-41
	Valve Fails to Close	E-41
	Sensor Fails	E-41
E.16	Using Status Words	E-42
	Application	E-42
	Explanation	E-42
	Application	E-43

Appendix F Special Function Program Error Codes

Appendix G Status Words

G.1	Status Words for the TI545/TI555/TI560/TI565/TI575 Controllers	G-2
	STW01: Non-fatal Errors and Hot Backup Data	G-3
	STW02 – STW09: Base Controller Status	G-4
	STW10: Dynamic Scan Time	G-5
	STW11 – STW138: I/O Module Status	G-6
	STW139: Reserved	G-9
	STW140: Reserved	G-9
	STW141 – STW144: Date, Time, and Day of Week	G-9
	STW145 – STW160: Receive and Timeout Errors	G-12
	STW161: Special Function Processor Fatal Errors	G-13
	STW162: Special Function Processor Non-fatal Errors	G-14
	STW163: RLL Subroutine Stack Overflow	G-15
	STW164 – STW165: L-Memory Checksum C0	G-15
	STW166 – STW167: L-Memory Checksum C1	G-15
	STW168 – STW175: Dual RBC Status	G-16
	STW176 – STW183: Dual Power Supply Status	G-17
	STW184: Module Mismatch Indicator	G-18
	STW185 – STW191: Reserved	G-18
	STW192: Discrete Scan Execution Time	G-18
	STW193 – STW199: Reserved	G-18
	STW200: User Error Cause	G-19
	STW201: First Scan Flags	G-19
	STW202: Application Mode Flags (A – P)	G-20
	STW203: Application Mode Flags (Q – Z)	G-21
	STW204: Application Installed Flags (A – P)	G-22
	STW205: Application Installed Flags (Q – Z)	G-23
	STW206 – STW207: U-Memory Checksum C0	G-24
	STW208 – STW209: U-Memory Checksum C1	G-24
	STW210: Base Poll Enable Flags	G-25
	STW211 – STW217: Reserved	G-26
	STW218: My_Application ID	G-26
	STW219: Cyclic RLL Task Overrun	G-26
	STW220: Interrupting Slots in Local Base	G-26
	STW221: Module Interrupt Request Count	G-27
	STW222: Spurious Interrupt Count	G-27
	STW223 – STW225: Binary Time of Day	G-28
	STW226: Time of Day Status	G-28
	STW227 – STW228: Bus Error Access Address	G-30
	STW229 – STW230: Bus Error Program Offset	G-30

G.2	Status Words for the TI520C/TI530C/TI530T/TI525/TI535 Controllers	G-31
	STW01: Controller Status	G-31
	STW02: I/O Base Status	G-32
	STW03 – STW05: Reserved	G-33
	STW06: EPROM/EEPROM Programming	G-33
	STW07: EPROM/EEPROM Programming Errors	G-33
	STW08: EPROM/EEPROM Checksum — RLL Only	G-34
	STW09: EPROM/EEPROM Checksum — All Program Data	G-34
	STW10: Dynamic Scan Time	G-34
	STW11 – STW18: I/O Module Status	G-35

Appendix H External Subroutine Development

H.1	Designing the External Subroutine	H-2
	Program Code Requirements	H-2
	Loading the Subroutine	H-3
H.2	U-Memory Format	H-4
	Header	H-4
	Code and Constant Data	H-5
	Modifiable Data	H-5
	User Stack	H-5
H.3	Guidelines for Creating C Language Subroutines	H-6
	Debugging the External Subroutine	H-6
	Static Data Initialization	H-7
	Accessing Discrete/Word Variables	H-10
	Floating Point Operations	H-11
	Unsupported C Language Features	H-11
H.4	Developing an External Subroutine — Example	H-12
	Example Header File	H-12
	Example Subroutine Source	H-14
	Preparing the Load Module	H-14
	Loading U-Memory	H-16
	Using the External Subroutines in RLL	H-16

List of Figures

Figure 1-1	Components for the TI545/TI555 System	1-3
Figure 1-2	Discrete Scan Sequence for the TI545 and TI555 Controllers	1-5
Figure 1-3	Analog Task Scan Sequence for the TI545 and TI555 Controllers	1-7
Figure 1-4	Timing Relationship of the TI545/TI555 Controller Scan Operations	1-9
Figure 1-5	Components for the TI560/TI565 System	1-11
Figure 1-6	Scan Sequence for the TI560 Controller	1-13
Figure 1-7	Scan Sequence for the TI565 CPU	1-15
Figure 1-8	Components for the TI575 System	1-17
Figure 1-9	Components for the TI525 and TI535 Systems	1-18
Figure 1-10	Definition of Series 505 Logical Base	1-19
Figure 1-11	Scan Sequence for the TI525/TI535 Controllers	1-21
Figure 1-12	Components for the TI520C, TI530C, or TI530T Systems	1-22
Figure 1-13	Definition of Series 500 Logical Base	1-23
Figure 1-14	Series 500 I/O Default Numbering	1-25
Figure 1-15	Default I/O Point Numbers for 14-Slot Base	1-26
Figure 1-16	Scan Sequence for the TI520C/TI530C/TI530T Controllers	1-27
Figure 2-1	Format of Signed Integers	2-3
Figure 2-2	Format of Unsigned Integers	2-4
Figure 2-3	Format of Real Numbers	2-5
Figure 2-4	Example of Storing an Address	2-6
Figure 3-1	Discrete Image Register	3-2
Figure 3-2	Image Register Update	3-3
Figure 3-3	Word Image Register	3-5
Figure 3-4	Relation of Hardwired Field Devices and the RLL Program	3-7
Figure 3-5	Immediate I/O Update	3-8
Figure 3-6	IORW Instruction	3-9
Figure 3-7	Immediate I/O Configuration Chart	3-11
Figure 3-8	Control Relay	3-14
Figure 3-9	Control Relay Operation	3-16
Figure 4-1	Controller Memory Types	4-2
Figure 4-2	PGTS Discrete Parameter Area	4-10
Figure 4-3	PGTS Word Parameter Area	4-11
Figure 5-1	Single Rung of a Relay Ladder Logic Program	5-3
Figure 5-2	Power Flow and the Contact	5-4
Figure 5-3	Operation of Normal Contact and Electro-mechanical Relay	5-5
Figure 5-4	Operation of a NOT-ed Contact and Electro-mechanical Relay	5-7
Figure 5-5	Power Flow and the Coil	5-10
Figure 5-6	Example of a Box Instruction	5-14
Figure 5-7	How Relay Ladder Logic is Solved	5-15
Figure 5-8	RLL Program Compile Process	5-16

Figure 5-9	Examples of Cyclic RLL Design	5-21
Figure 5-10	Example of Cyclic RLL Execution Interrupt	5-22
Figure 5-11	Relationship of Cyclic RLL Execution Time to Cycle Time	5-22
Figure 5-12	When Cycle Time Changes Take Effect	5-23
Figure 5-13	Examples of Cyclic RLL Design	5-24
Figure 5-14	Status Word 220 Format	5-25
Figure 5-15	Example RLL Interrupt Program	5-26
Figure 5-16	Status Word Location of Time Data	5-30
Figure 5-17	Clock Data Example	5-31
Figure 5-18	Binary Time of Day	5-32
Figure 5-19	Time-of-Day Status Word	5-33
Figure 6-1	RLL Instruction Format	6-6
Figure 6-2	ABSV Format	6-11
Figure 6-3	ADD Format	6-12
Figure 6-4	BITC Format	6-13
Figure 6-5	BITP Format	6-14
Figure 6-6	BITS Format	6-15
Figure 6-7	CBD Format	6-16
Figure 6-8	Examples of CBD Operation	6-17
Figure 6-9	CDB Format	6-18
Figure 6-10	Examples of CDB Operation	6-19
Figure 6-11	CMP Format	6-20
Figure 6-12	Coil Format	6-22
Figure 6-13	Contact Format	6-23
Figure 6-14	CTR Format	6-24
Figure 6-15	DCAT Format	6-26
Figure 6-16	DCMP Format	6-30
Figure 6-17	DIV Format	6-32
Figure 6-18	Division Example	6-33
Figure 6-19	DRUM Format	6-34
Figure 6-20	DSET Format	6-38
Figure 6-21	EDRUM Format	6-40
Figure 6-22	END Format	6-44
Figure 6-23	ENDC Format	6-45
Figure 6-24	FRS Format	6-46
Figure 6-25	GTS Format	6-48
Figure 6-26	Example Call to Subroutine	6-49
Figure 6-27	IMC Format	6-50
Figure 6-28	IORW Format	6-52
Figure 6-29	JMP Format	6-54
Figure 6-30	Example of JMP Zone of Control	6-55

Figure 6-31	LDA Format	6-56
Figure 6-32	Address/Index Resolution	6-58
Figure 6-33	Examples of the LDA Instruction	6-60
Figure 6-34	LDC Format	6-61
Figure 6-35	LOCK Format	6-62
Figure 6-36	Example of the LOCK Instruction	6-64
Figure 6-37	MCAI Format	6-65
Figure 6-38	MCR Format	6-70
Figure 6-39	Example of MCR Control of a Box	6-71
Figure 6-40	Example of the MCR Zone of Control	6-73
Figure 6-41	MDRMD Format	6-74
Figure 6-42	MDRMW Format	6-79
Figure 6-43	MIRFT Format	6-84
Figure 6-44	Example of MIRFT Operation	6-85
Figure 6-45	MIRTT Format	6-86
Figure 6-46	Example of MIRTT Operation	6-87
Figure 6-47	MIRW Format	6-88
Figure 6-48	Example of MIRW Operation	6-89
Figure 6-49	MOVE Format	6-90
Figure 6-50	Address/Source Index Resolution	6-92
Figure 6-51	Address/Destination Index Resolution	6-93
Figure 6-52	Examples of the MOVE Instruction	6-94
Figure 6-53	MOVW Format	6-98
Figure 6-54	The MOVW Operation	6-99
Figure 6-55	MULT Format	6-100
Figure 6-56	Multiplication Example	6-101
Figure 6-57	MWFT Format	6-102
Figure 6-58	The MWFT Operation	6-103
Figure 6-59	MWI Format	6-104
Figure 6-60	The MWI Operation	6-105
Figure 6-61	MWIR Format	6-106
Figure 6-62	The MWIR Format	6-107
Figure 6-63	MWTT Format	6-108
Figure 6-64	The MWTT Operation	6-109
Figure 6-65	NOT Format	6-110
Figure 6-66	NOT Example	6-110
Figure 6-67	One Shot Format	6-111
Figure 6-68	PGTS Format	6-112
Figure 6-69	PGTS Instruction Example 1	6-115
Figure 6-70	PGTS Instruction Example 2	6-116
Figure 6-71	PGTSZ Format	6-118
Figure 6-72	RTN Format	6-120

Figure 6-73	SBR Format	6-121
Figure 6-74	SBR Example	6-123
Figure 6-75	SFPGM Format	6-124
Figure 6-76	SFSUB Format	6-126
Figure 6-77	SHRB Format	6-128
Figure 6-78	SHRB Example	6-129
Figure 6-79	SHRW Format	6-130
Figure 6-80	SHRW Operation	6-131
Figure 6-81	SKP / LBL Format	6-132
Figure 6-82	Example of SKP Zone of Control	6-135
Figure 6-83	SMC Format	6-136
Figure 6-84	SQRT Format	6-138
Figure 6-85	SSI Format	6-140
Figure 6-86	STFE Format	6-142
Figure 6-87	STFN Format	6-144
Figure 6-88	SUB Format	6-146
Figure 6-89	TAND Format	6-147
Figure 6-90	TASK Format	6-148
Figure 6-91	Examples of TASK Design	6-149
Figure 6-92	TCMP Format	6-151
Figure 6-93	TCPL Format	6-152
Figure 6-94	Text Box Format	6-153
Figure 6-95	TMR/TMRF Format	6-154
Figure 6-96	TOR Format	6-156
Figure 6-97	TSET Format	6-157
Figure 6-98	TTOW Format	6-158
Figure 6-99	TXOR Format	6-160
Figure 6-100	UDC Format	6-162
Figure 6-101	UNLCK Format	6-164
Figure 6-102	WAND Format	6-166
Figure 6-103	Result of ANDing Bits	6-166
Figure 6-104	Result of ANDing Two Words	6-167
Figure 6-105	WOR Format	6-168
Figure 6-106	Result of ORing Bits	6-168
Figure 6-107	Result of ORing Two Words	6-169
Figure 6-108	WROT Format	6-170
Figure 6-109	WROT Operation	6-170
Figure 6-110	Result of a WROT Operation	6-171
Figure 6-111	WTOT Format	6-172
Figure 6-112	WTTA Format	6-174
Figure 6-113	WTTO Format	6-176
Figure 6-114	WTTXO Format	6-178

Figure 6-115	WXOR Format	6-180
Figure 6-116	Result of an Exclusive OR of Bits	6-181
Figure 6-117	Result of an Exclusive OR of Two Words	6-181
Figure 6-118	XSUB Format	6-182
Figure 6-119	Example of the XSUB Instruction	6-185
Figure 7-1	SFPGM Instruction Format	7-5
Figure 7-2	Special Function Program Format	7-12
Figure 7-3	Word Specification for SF Program Errors	7-15
Figure 7-4	Example of Valid Entries for the FTSR-IN Statement	7-17
Figure 7-5	BCDBIN Format	7-18
Figure 7-6	Example of BCDBIN Operation	7-18
Figure 7-7	BINBCD Format	7-19
Figure 7-8	Example of BINBCD Operation	7-19
Figure 7-9	CALL Format	7-20
Figure 7-10	CDT Format	7-22
Figure 7-11	CDT Statement Example	7-23
Figure 7-12	EXIT Format	7-24
Figure 7-13	FTSR-IN Format	7-25
Figure 7-14	Example of FTSR-IN Operation	7-28
Figure 7-15	FTSR-OUT Format	7-29
Figure 7-16	Example Of FTSR-OUT Operation	7-32
Figure 7-17	GOTO/LABEL Format	7-33
Figure 7-18	Example of GOTO/LABEL Statements	7-33
Figure 7-19	IF Format	7-34
Figure 7-20	Example of IF/THEN/ELSE Statements	7-35
Figure 7-21	IMATH Format	7-36
Figure 7-22	IMATH Statement Example	7-37
Figure 7-23	LEAD/LAG Format	7-38
Figure 7-24	MATH Format	7-40
Figure 7-25	MATH Statement Example	7-43
Figure 7-26	PACK Format	7-45
Figure 7-27	Example of PACKing Bits Into Table	7-46
Figure 7-28	Example of PACKing Multiple Blocks of Bits Into Table	7-46
Figure 7-29	Example of PACKing Words Into Table	7-47
Figure 7-30	Example of PACKing Bits and Words Into Table	7-47
Figure 7-31	Example of PACKing Bits From a Table	7-48
Figure 7-32	Example of PACKing Multiple Blocks of Bits From a Table	7-48
Figure 7-33	Example of PACKing Words From a Table	7-49
Figure 7-34	Example of PACKing Bits and Words From a Table	7-50
Figure 7-35	PACKAA Format	7-51
Figure 7-36	Example of PACKAA TO Table Operation	7-52

Figure 7-37	Example of PACKAA FROM Table Operation	7-53
Figure 7-38	PACKLOOP Format	7-54
Figure 7-39	PACKRS Format	7-56
Figure 7-40	Address Format — Short Form	7-58
Figure 7-41	Short Form Address Example	7-58
Figure 7-42	Address Format — Long Form	7-59
Figure 7-43	Long Form Address Example	7-59
Figure 7-44	Example of PACKRS to a Table in V-Memory	7-60
Figure 7-45	Example of PACKRS From a Table in V-Memory	7-61
Figure 7-46	PRINT Format	7-62
Figure 7-47	Example of the RETURN Statement	7-65
Figure 7-48	SCALE Format	7-66
Figure 7-49	SCALE Example	7-67
Figure 7-50	SDT Format	7-68
Figure 7-51	SDT Statement Example	7-69
Figure 7-52	SSR Format	7-70
Figure 7-53	Example of SSR Operation	7-71
Figure 7-54	UNSCALE Format	7-72
Figure 7-55	UNSCALE Example	7-73
Figure 7-56	Comment Format	7-74
Figure 8-1	Example of Analog Alarm Application	8-3
Figure 8-2	Analog Alarm Programming Table	8-4
Figure 8-3	Example of Alarm Deadband For Analog Alarms	8-9
Figure 8-4	Example of Broken Transmitter Alarm	8-15
Figure 9-1	Example of Loop Control	9-3
Figure 9-2	Loop Programming Table	9-8
Figure 9-3	Example Ramp/Soak Cycle	9-14
Figure 9-4	Ramp/Soak Programming Table	9-16
Figure 9-5	Ramp/Soak Table Examples	9-17
Figure 9-6	Example of Alarm Deadband For Loops	9-19
Figure 9-7	Loop Response to the Freeze Bias Option	9-23
Figure 9-8	Loop Response to the Adjust Bias Option	9-24
Figure 9-9	Examples of Direct- and Reverse-Acting Control	9-30
Figure 9-10	Example of Broken Transmitter Alarm	9-33
Figure C-1	Loop/Analog Alarm Execution Time for the TI545/TI575*	C-7
Figure E-1	SHRB Application Example	E-2
Figure E-2	RLL for SHRB Application Example	E-3
Figure E-3	20-Bit Shift Register in Discrete Image Register	E-3
Figure E-4	SHRW Application Example	E-4
Figure E-5	RLL for SHRW Application Example	E-5

Figure E-6	TMR Application Example	E-6
Figure E-7	RLL for TMR Application Example #1	E-7
Figure E-8	RLL for TMR Application Example #2	E-8
Figure E-9	Timing Diagram for TMR Application Example #2	E-8
Figure E-10	RLL for TMR Application Example #3	E-9
Figure E-11	Timing Diagram for TMR Application Example #3	E-9
Figure E-12	RLL for BITP Application Example	E-11
Figure E-13	RLL for DRUM Application Example	E-13
Figure E-14	RLL for EDRUM Application Example	E-16
Figure E-15	MIRW Application Example	E-19
Figure E-16	RLL for MIRW Application Example	E-21
Figure E-17	RLL for MWIR Application Example	E-23
Figure E-18	MWTT Application Example	E-26
Figure E-19	RLL for MWTT Application Example	E-27
Figure E-20	RLL for MWFT Application Example	E-29
Figure E-21	RLL for WXOR Application Example	E-31
Figure E-22	RLL for CBD Application Example	E-34
Figure E-23	RLL for CDB Application Example	E-36
Figure E-24	RLL for One Shot Application Example	E-37
Figure E-25	Constructing a One Shot From RLL	E-37
Figure E-26	DCAT Application Example	E-38
Figure E-27	RLL for DCAT Application Example	E-40
Figure E-28	RLL for Status Word Application Example	E-42
Figure G-1	Example of Status Word Reporting Scan Time	G-5
Figure G-2	Example of Status Word Reporting a Module Failure	G-8
Figure G-3	Example of Status Words Reporting Time	G-11
Figure H-1	Externally Developed Subroutine Code Format	H-5
Figure H-2	Initialization Routine Required for Microtec C	H-8
Figure H-3	Example of Passing a Discrete Value	H-10
Figure H-4	Example of Passing a Pointer	H-10
Figure H-5	Example of Passing Normal Values	H-10
Figure H-6	Example Assembly Language Header File	H-12
Figure H-7	Example Subroutine Source File	H-14
Figure H-8	Example Commands for Preparing the Load Module	H-14
Figure H-9	Example Link Command File	H-15
Figure H-10	Example Subroutine Call for Static Variable Initialization	H-16
Figure H-11	Example Call to a Subroutine	H-16

List of Tables

Table 1	SIMATIC TI500/TI505 Controller Firmware Release Levels	xxxiii
Table 1-1	Remote I/O Channel Address Range	1-12
Table 2-1	Data Type Codes for Controller Memory Areas	2-7
Table 3-1	Discrete/Word I/O Permitted	3-4
Table 3-2	I/O Modules Supporting Immediate I/O	3-10
Table 3-3	Logical Points Corresponding to Interrupt Inputs 9 – 16	3-13
Table 3-4	Control Relays Permitted	3-14
Table 5-1	RLL Instructions and Condition After Edit	5-41
Table 6-1	RLL Functional Groups	6-8
Table 6-2	DCAT States	6-27
Table 7-1	SF Program Statements	7-4
Table 7-2	Specifying Real or Integer Parameters	7-9
Table 7-3	SF Statement Field Entry Definitions	7-16
Table 7-4	Specifying Real or Integer Parameters	7-21
Table 7-5	IMATH Operators	7-36
Table 7-6	Order of Precedence for IMATH Operators	7-37
Table 7-7	MATH Operators	7-40
Table 7-8	MATH Intrinsic Functions	7-41
Table 7-9	Order of Precedence for MATH Operators	7-42
Table 7-10	Analog Alarm Variables	7-53
Table 7-11	Loop Variables	7-55
Table 8-1	Analog Alarm C-Flags (ACFH and ACFL)	8-5
Table 8-2	Analog Alarm V-Flags (AVF)	8-6
Table 9-1	Loop C-Flags (LCFH and LCFL)	9-9
Table 9-2	Loop V-Flags (LVF)	9-11
Table 9-3	Loop Ramp/Soak Flags (LRSF)	9-15
Table A-1	Controller Variable Types	A-2
Table A-2	Variable Names and Types Used in SF Programs	A-3
Table A-3	Bit Format for Words AACK and LACK	A-7
Table A-4	Early Model Controllers	A-9
Table A-5	Valid RLL Box Entries for Early Model Controllers	A-10
Table B-1	RLL Memory Requirements	B-2

Table C-1	Performance and Overrun Indicators	C-9
Table C-2	Loop Execution Rates	C-15
Table C-3	Ladder Logic Execution Times for High-End Controllers	C-16
Table C-4	SF Statement Execution Times for the TI545/TI575	C-21
Table C-5	Ladder Logic Execution Times for Early Model Controllers	C-26
Table D-1	Loop V-Flags (LVF)	D-2
Table D-2	Loop C-Flags (LCFH and LCFL)	D-3
Table D-3	Analog Alarm V-Flags (AVF)	D-4
Table D-4	Analog Alarm C-Flags (ACFH and ACFL)	D-4
Table F-1	Special Function Error Codes	F-1
Table G-1	Status Words 11 Through 138	G-6
Table G-2	Receive Errors and Timeout Errors for STW145 through STW160	G-12
Table G-3	Status Words 11 Through 18	G-35
Table H-1	Linker Command Functions	H-15

DCS Center

Preface

Introduction

The *SIMATIC® TI505™ Programming Reference Manual* contains the information that you need to design an application program for any of these Series 505™ and Series 500™ programmable controllers:

- SIMATIC® TI525™ /TI535™
- SIMATIC® TI520C™ /TI530C™ /TI530T™
- SIMATIC® TI545™
- SIMATIC® TI555™
- SIMATIC® TI560™ /TI565™ /TI560T™ /TI565P™
- SIMATIC® TI575™

This manual describes the complete instruction set for the complete line of SIMATIC TI500/TI505 controllers. Your controller will not support every feature or instruction described, but it will support all instructions common to the Series 505 and Series 500 families and those particular instructions or features identified by your controller model number.

Additionally, this manual assumes that the controller referenced is at the current firmware release at the time of publication, as listed in Table 1. If your controller is not at the current release, an instruction or feature described in this manual may not be supported. If your controller is at a newer firmware release level, the Release Notes included with your controller or firmware upgrade kit may document new features not covered in this manual.

Table 1 SIMATIC TI500/TI505 Controller Firmware Release Levels

Controller	Release	Controller	Release	Controller	Release
TI545-1101	2.1	TI560	3.2*	TI530T	1.6
TI545-1102	3.0	TI565	3.3	TI525	2.2
TI555	3.0	TI575	3.0	TI535	1.1
TI560T	6.0	TI520C	2.6		
TI565P	2.0	TI530C	2.6		

*TI560 Release 3.2 and earlier does not support features new to Rel. 6.0, listed on page xxxiv.

NOTE: Earlier model controllers (as listed in Table A-4 in Appendix A) have certain restrictions on the memory locations to which they can read and write. Refer to Table A-5 for the memory locations that are valid in each field of an instruction when designing an RLL program for these controllers.

New Features

The following new features are described in this edition of this manual:

- Password protection for application-specific memory areas.
- XSUB VMEbus error bit.
- Text Box, which allows user-supplied text to be stored in L-Memory.
- STW223 through STW225, which represent binary time of day.
- STW226, which provides time of day status.
- STW227 and STW228, which provide the 32-bit VMEbus access address if a VMEbus access error occurs.
- STW229 and STW230, which provide the U Memory offset of the instruction that caused a VMEbus access error.

Refer to the Release Notes included with your controller or upgrade package to determine if your controller model supports these new features.

How to Use This Manual

The RLL instructions that can be used with any of the Series 505/500 controllers are noted by the following tab in the upper left or right corner of the page near the instruction mnemonic.

Series 500
Series 505

The RLL instructions that can be used with specific controllers are noted by controller model, as shown in the example below.

Series 500: TI520, TI530, TI560, TI565
Series 505: TI525, TI535, TI545, TI555, TI575

To help you in your program design tasks, you will find the following additional information in the appendices: Status Words for all controller models and performance data for the TI545, TI555, and TI575.

This manual is not intended to be a primer on RLL or SF programming. If you are not familiar with the techniques of RLL programming or of loop dynamics, you should refer to other documentation or call your Siemens Industrial Automation, Inc., distributor or Sales Office for technical assistance. Training classes in RLL and Special Function programming are available at a number of locations. Contact your distributor for more information. Because there are references to various hardware components, you should review the appropriate hardware and installation manuals for your controller as you design your programs.

**Programming
Software**

To program the controller with the latest features, you need an IBM® PC/AT® compatible personal computer with TISOFT™ Programmable Logic Controller Programming Software (Release 5.0 or later) to enter your RLL, loop, analog alarm, and Special Function programs.

DCS Center

Manual Contents

Topics are listed below by chapter.

- Chapter 1 gives an overview of the components of the Series 505 and Series 500 systems, local, distributed, and remote I/O, the concept of I/O numbering and the hardware/software interface.
- Chapter 2 describes the formats used to represent data types.
- Chapter 3 describes how I/O is read and updated.
- Chapter 4 describes the various controller memory types.
- Chapter 5 presents programming concepts.
- Chapter 6 describes the RLL and box instructions.
- Chapter 7 describes the Special Function Program statements.
- Chapter 8 describes analog alarm programming.
- Chapter 9 describes loop programming.
- Appendix A lists all the variables used by Series 505/500 controllers.
- Appendix B lists the RLL instructions, the amount of memory each requires, and instruction numbering guidelines.
- Appendix C gives information needed to calculate controller program scan times.
- Appendix D provides the formats for the loop and analog alarm flags.
- Appendix E gives application examples for selected RLL instructions.
- Appendix F lists the Special Function Program error codes.
- Appendix G lists the status words supported by the Series 505/500 controllers.
- Appendix H describes how to design an external subroutine, and includes an example subroutine.

Chapter 1

Series 505/500 System Overview

1.1	The TI545 and TI555 Systems	1-2
	System Components	1-2
	Local and Remote I/O	1-2
	Assigning I/O Point Numbers	1-2
	Program Execution	1-4
	Interrupt RLL Execution	1-4
	Cyclic RLL Execution	1-4
	Discrete Scan	1-4
	Analog Task Processing	1-6
	Cyclic Analog Tasks	1-6
	Non-cyclic Analog Tasks	1-7
	Setting the Scan	1-8
1.2	The TI560/TI565 System	1-10
	TI560/TI565 System Components	1-10
	TI560/TI565 Remote I/O	1-10
	Assigning I/O Point Numbers	1-12
	TI560 Scan Operation	1-12
	TI565 CPU Functions	1-14
1.3	The TI575 System	1-16
	TI575 System Components	1-16
	TI575 Local and Remote I/O	1-16
	TI575 Scan Operation	1-16
1.4	The TI525/TI535 Systems	1-18
	System Components	1-18
	Local and Distributed I/O	1-18
	Series 505 Logical Base	1-19
	Assigning I/O Point Numbers	1-20
	Scan Operation	1-21
1.5	The TI520C/TI530C/TI530T Systems	1-22
	System Components	1-22
	Local and Distributed I/O	1-22
	Series 500 Logical Base	1-23
	Assigning I/O Point Numbers	1-24
	Using Default I/O Numbers	1-25
	Using Default Numbers with 6-, 12-, 14-Slot Bases	1-26
	Scan Operation	1-27

1.1 The TI545 and TI555 Systems

System Components	<p>The programmable controller interacts with your equipment through input/output (I/O) modules that relay information between the equipment and the programmable controller. When you design your program, you need to know the physical and logical configuration of these I/O modules, how your equipment is connected to them, and how they are addressed and accessed. The relationships among the system components of the TI545 and the TI555 systems are illustrated in Figure 1-1. For details about hardware components and installation, refer to the <i>SIMATIC TI545 System Manual</i> or the <i>SIMATIC TI555 System Manual</i>.</p>
Local and Remote I/O	<p>I/O modules are grouped into local and remote I/O categories depending upon their physical location. The local I/O comprises those modules located in the same base assembly as the programmable controller. The base containing the local I/O is numbered 0. Only Series 505 I/O modules can be installed in the local base.</p> <p>You can connect up to 15 additional base assemblies to the system, numbered 1–15. The I/O modules in these bases make up the remote I/O as shown in Figure 1-1. Both Series 505 and Series 500 I/O can be connected to a TI545 or TI555 controller as remote I/O.</p>
Assigning I/O Point Numbers	<p>Individual I/O modules in the remote bases communicate with the controller through Remote Base Controllers (RBC). The RBC in each remote base transmits all information from the I/O modules in that base directly to the controller. The TI545/TI555 remote I/O consists of one channel. A channel comprises up to 15 remote bases.</p> <p>You must assign the I/O point and slot numbers from the I/O Configuration Chart on your programming device. The programmable controller does not update discrete or word I/O points in non-configured I/O modules. Refer to your TISOFT user manual for instructions about configuring the I/O.</p> <p>For the TI545, a maximum of 2048 I/O points can be assigned. Of these, up to 1024 can be analog or word points, which must be numbered 1–1024. The next 1024 points are discrete only. Up to 32,768 control relays are available.</p> <p>For the TI555, a maximum of 8192 I/O points can be assigned in any mix of discrete and word I/O. Up to 32,768 control relays are available.</p> <p>You do not need to assign I/O point numbers consecutively. For example, in a remote system, Base 2 can be assigned I/O points 897–960. If a base is configured and the modules in the base do not match the configuration, the programmable controller logs a non-fatal error. Misconfigured modules are not accessed by your program. Inputs are read as 0; outputs are ignored.</p>

A Special Function Module is divided into the I/O portion and the special function portion. When a Special Function Module is inserted into a TI545 or TI555 system, the special function portion of the module is automatically logged in, and can send data to and receive data from the controller.

NOTE: You must configure the I/O portion so that the controller updates the I/O points. Non-special function modules are not logged in automatically.




Figure 1-1 Components for the TI545/TI555 System

The TI545 and TI555 Systems (continued)

Program Execution	<p>The TI545 and TI555 controllers execute four scan operations during the programmable controller scan.</p> <ul style="list-style-type: none">• Interrupt RLL execution*• Discrete scan• Cyclic RLL execution• Analog task processing
Interrupt RLL Execution	<p>The interrupt I/O feature allows you to program a specific response which executes immediately in response to a field input transition (interrupt request) from your application. Interrupt I/O operation requires the use of at least one Interrupt Input Module (PPX:505-4317) installed in the local base. See Section 3.4 for more information on interrupt I/O operation.</p>
Cyclic RLL Execution	<p>A cyclic RLL program consists of a section of ladder logic, usually short for quick cycle times, that runs independently of the main RLL program. Cyclic RLL is executed periodically throughout the entire programmable controller scan, interrupting the discrete scan and the analog scan as necessary. Because the execution of a cyclic RLL task is not synchronized with the I/O update, use the immediate I/O instructions to access the I/O.</p>
Discrete Scan	<p>The discrete scan consists of three primary tasks that are executed sequentially (Figure 1-2) and at a rate that can be user-specified.</p> <p>Normal I/O Update. During the normal I/O cycle update, the programmable controller writes data from the image registers to the outputs, and stores data from the inputs into the image registers. The length of the I/O update cycle is dependent upon the number of bases and types of modules (analog, discrete, or intelligent). All I/O points are fully updated each scan.</p> <p>Main Ladder Logic Cycle. The programmable controller executes the main RLL task.</p> <p>Special Function Module Communication. Communication with special function (SF) modules, e.g., NIM, BASIC, PEERLINK™, etc., consists of the following actions.</p> <ul style="list-style-type: none">• Service requests from a previous scan for which processing has been completed are transmitted to the SF modules.• Remote bases are polled for initial SF module service requests.• Remote base communication ports are polled for service requests.• Service requests from SF modules and remote base communication ports are processed.

*Interrupt RLL operation available on TI555 Release 1.1 or greater.

Each SF module that requires service increases the scan time, depending upon the type of module and task. Each type of module is allowed a certain number of service requests per scan. Once these are completed, this function is terminated. Some service requests can be deferred, and these are processed during the analog task time slice described below.




Figure 1-2 Discrete Scan Sequence for the TI545 and TI555 Controllers

The TI545 and TI555 Systems (continued)

Analog Task Processing

The analog portion of the scan is composed of five general types of tasks (Figure 1-3), which are cyclical or non-cyclical in their execution.

Analog tasks are guaranteed execution once per scan, following the discrete scan, provided there is processing to be done. Analog tasks are also processed during windows of suspended activity that occur during the normal I/O and SF portions of the scan. RLL execution is not interrupted by analog tasks.

You can adjust the amount of time spent per controller scan for all analog tasks, except diagnostics, with a programming unit and using AUX Function 19. The time allocation for a given analog task is referred to as its time slice.

Cyclic Analog Tasks

The following types of processes are executed cyclically. Each has a sample rate which determines how often it is executed.

- Loops
- Analog alarms
- Cyclic SF programs

The programmable controller has an analog task that executes each type of cyclic process. When enabled, each cyclic process is placed in the execution queue that is managed by the analog task responsible for executing that type of process.

The cyclic processes are time-ordered in their individual queues according to when each process is rescheduled for execution, relative to the other cyclic processes within the same queues. The process with the highest priority (closest to overrunning) is executed first. The process is executed until it is completed or until the time specified for that particular task's time slice expires. If the executing process is completed before the time slice expires, the process with the next highest priority is executed. If the time slice expires before the process is completed, the process (and the task) is put on hold in its current position.

The programmable controller then advances to the next analog task. When the programmable controller sequences through its operations and returns to an analog task with a cyclic process on hold, the process resumes execution from the hold point, unless a higher priority process was scheduled since the last respective time slice. If a process in a cyclic time slice is not finished executing when it is scheduled to execute again, an overrun flag is set.

Restricted SF programs, which are called by loops or analog alarms, are executed from within the loop or analog alarm tasks. Therefore, their execution time is included within the loop or analog alarm time slice.

SF subroutines, which are called by SF programs or other SF subroutines, are processed during the calling program's time slice.




Figure 1-3 Analog Task Scan Sequence for the TI545 and TI555 Controllers

Non-cyclic Analog Tasks

The following types of processes are executed non-cyclically:

- Priority/Non-priority SF programs.
- RLL-requested SF subroutines.
- Service request messages.
- Report by Exception (RBE) event detection.
- Run-time diagnostics.

Priority and Non-Priority SF Programs are non-cyclic processes that are queued when the SFPGM RLL box instruction receives power flow. There is an analog task that executes priority SF programs, and another analog task that executes non-priority SF programs. These processes are executed in the order that they are queued in the appropriate task's execution queue. When the programmable controller completes one of these processes, it removes the process from the respective queue and turns on the SFPGM output. There are no overrun flags associated with these processes.

RLL-requested SF Subroutines are queued into one of two SFSUB queues when the SFSUB RLL box instruction receives power flow. One queue handles SFSUB 0 instructions and the other handles all other SFSUB instructions.

Service Requests received from the communication ports are placed on one of two communications queues. Read and write commands are placed on the priority communication queue for fastest response. Commands that may require several scans to complete, e.g., program edits and the TISOFT FIND function, are placed in a non-priority communications queue.

Report By Exception event detection task only executes when the programmable controller is used with SIMATIC® PCS™, Release 3.0 or later. The RBE event detection task monitors PCS-defined process events and notifies the PCS when an event is detected.

Run-time Diagnostics are enabled for execution at the completion of the discrete scan. The time slice for diagnostics is 1 ms and cannot be changed.

Setting the Scan

The TI545/TI555 scan is defined as the time between normal I/O updates. You can set the scan for the controller as follows.

- **Fixed** — The programmable controller starts a new discrete scan at the specified time interval. The controller executes the discrete scan once and then cycles to the analog scan portion, executing the analog tasks at least one time. If the analog tasks are completed within the specified time, the controller goes into a loop mode (processing analog tasks or idling) until time to start the next scan.

A scan overrun status bit is set (bit 14 in Status Word 1) if the total execution time for the discrete scan portion and the first execution of the analog scan portion exceeds the fixed scan time.

- **Variable** — The programmable controller executes all tasks once and then starts a new scan. All discrete and analog tasks are guaranteed one execution per scan. Specify variable scan for the fastest possible execution of the discrete scan.
- **Variable with upper limit** — The programmable controller executes the discrete scan once and then executes the analog tasks. The controller remains in the analog portion of the scan as long as there are analog tasks to be done. When the upper time limit expires, or no analog tasks require processing, a new scan is begun.

The analog scan portion is executed at least one time. A scan overrun status bit is set if the total execution time for the discrete scan portion and the first execution of the analog scan portion exceeds the upper limit.

The TI545 and TI555 Systems (continued)

Cycle time for the cyclic RLL can be a fixed value or a user-specified variable. As a variable, the cycle time can be changed by logic in your application program. If the cyclic RLL completes execution in less than the specified cycle time, execution does not resume until the next cycle begins. The programmable controller scan time is extended by the amount of time to execute the cyclic RLL multiplied by the number of times the cyclic RLL is executed during the programmable controller scan.

The timing relationship of the scan operations is shown in Figure 1-4. Refer to the Appendix C for details about how to configure the time slices.




Figure 1-4 Timing Relationship of the TI545/TI555 Controller Scan Operations

1.2 The TI560/TI565 System

TI560/TI565 System Components The programmable controller interacts with your equipment through input/output (I/O) modules that relay information between the equipment and the programmable controller. When you design your program, you need to know the physical and logical configuration of these I/O modules, how your equipment is connected to them, and how they are addressed and accessed. The relationships among the system components of the TI560/TI565 controllers are illustrated in Figure 1-5. For details about hardware components and installation, refer to the *SIMATIC TI560/TI565 System Manual*.

TI560/TI565 Remote I/O The TI560/TI565 chassis holds the main CPU (TI560), the Special Function CPU (TI565), the Remote Channel Controllers (RCC), memory expansion cards, and the Hot Backup Unit.

The I/O modules are housed in I/O base assemblies. An I/O base assembly has slots for a remote base controller (RBC), a power supply, and the I/O modules. Individual I/O modules in the remote bases communicate with the programmable controller through the base controllers. The RBC in each remote base assembly transmits all information from the I/O modules in that base assembly to the RCC.

The RCC serves as the master device in servicing the I/O points. The RCC requests and receives I/O updates from an RBC over the remote link. Each RCC board contains two channels capable of controlling 1024 I/O points per channel. A maximum of eight channels (four RCCs) may be used. Up to 16 base assemblies may be connected to a channel.




Figure 1-5 Components for the TI560/TI565 System

The TI560/TI565 System (continued)

Assigning I/O Point Numbers

You must assign the I/O point and slot numbers from the I/O Configuration Chart on your programming device. The programmable controller does not update discrete or word I/O points in non-configured I/O modules. Refer to your TISOFT user manual for instructions about configuring the I/O. I/O addresses are restricted to the range of points available in each channel. Each channel has the address range shown in Table 1-1.

A Special Function Module is divided into the I/O portion and the special function portion. When a Special Function Module is inserted into a TI560/TI565 system, the special function portion of the module is automatically logged in, and can send and receive data from the controller.

NOTE: You must configure the I/O portion so that the programmable controller updates the I/O points. Non-special function modules are not logged in automatically.

The channels on the RCC boards are read and assigned channel numbers in their defined ranges according to where the RCC board is located in the chassis. The RCC board in the slot closest to the TI560 CPU is assigned Channels 1 and 2; the next RCC, Channels 3 and 4, etc. The assignment of I/O identifiers (Xs, Ys, WXs, WYs) to physical points on the bases is limited only to a block of contiguous points required for the particular module, and the points must be within the address range for the particular channel.

Table 1-1 Remote I/O Channel Address Range

Channel	Address Range	Channel	Address Range
1	1–1024	5	4097–5120
2	1025–2048	6	5121–6144
3	2049–3072	7	6145–7168
4	3073–4096	8	7169–8192

TI560 Scan Operation

The TI560 controller requires approximately 8.0 milliseconds (Rel. 1.x) or 11 ms (Rel. 2.0 and later) for overhead tasks. This time is distributed throughout each scan, illustrated in Figure 1-6.

I/O Update. The RCC cards simultaneously write data from the image registers to the outputs, and update the image registers with data from the inputs. The length of the I/O update cycle corresponds to the RCC that requires the longest update time. This is primarily dependent upon the number of bases and types of modules on each channel. Each RCC has two channels which update in parallel. All I/O points are fully updated each scan.

Ladder Logic Cycle. Upon completion of the I/O update, the main CPU starts the execution of the RLL program. While the program is being executed, the RCCs run background tasks: polling for unconfigured bases and servicing operator interfaces connected at the I/O bases if that RBC has requested service. For NIM 4.0 releases, SF module read requests may be processed during RLL execution. The main CPU executes RLL programs in 2.2 milliseconds (Rel. 3.0 or earlier) or 1.5 ms (Rel. 5.0 or later) per k words of program instructions. The entire program is fully executed each scan.




Figure 1-6 Scan Sequence for the TI560 Controller

Special Function Module Communication. Upon completion of the RLL scan, the Special Function (SF) module communications begin. The Main CPU executes task codes, which were gathered from the SF modules by the RCC, and the resulting information is made available to the RCCs for transfer back to the modules.

Each SF module that requires service during this period adds scan time according to the type of module and the type of task. Each type of module is allowed a certain number of task code requests, block transfers, or store-and-forward operations per scan. Once these are completed, the SF cycle is terminated by the RCC.

Communication Port Service. The TI560 services communication port requests from the two (local) ports on the main CPU and the (remote) ports on all the RBCs. The amount of time spent executing the port communication requests depends on the scan type — variable or fixed. For a variable scan, the port communication cycle is suspended as soon as either one of the following conditions is true.

- All requests have been serviced, or
- At least 6 ms have been spent executing requests.

For a fixed scan, the port communication cycle is suspended as soon as the next scan is scheduled to start, and either of the above conditions is true.

Execution of communication requests is time-shared between the ports on a turn-by-turn basis. A request from local port 1 receives 2 ms, if needed, and then a request from local port 2 receives 2 ms, if needed. Then, a request from any remote port receives 2 ms, if needed. This is repeated until execution is suspended for either one of the reasons listed above.

Hot Backup Unit Communications. During all of the above periods, the HBU transmits messages between the TI560 or TI565 systems (with standby unit on line). The HBU adds approximately 9.0 ms for TI560 operation and approximately 1 to 4 ms additional for TI565 updates.

TI565 CPU Functions

The TI565 CPU executes loops, analog alarms, and special function (SF) programs throughout the programmable controller timeline. During the I/O cycle, the TI565 CPU continues to run until it needs to read an I/O point. Once the I/O cycle completes, the TI565 CPU resumes running.

The TI565 can do 32 loop calculations, update 16 analog alarms, and execute up to 1200 additional floating point calculations as called from SF programs in 1 second. This assumes the scan time is equal to, or greater than, 50 milliseconds to allow the TI565 to complete tasks without having to process interrupts from the TI560.

NOTE: The PPX:565–2820 can execute loops, analog alarms, and special function programs approximately three times faster than the rates given above. Actual execution times are not available at time of publication.

1.3 The TI575 System

TI575 System Components

The TI575 Control System provides a means by which various control products can communicate over a VMEbus backplane. The TI575 system is a scaleable/flexible control system that can accept multiple TI575 Central Processing Unit (CPU) cards.

The TI575 programmable controller system interacts with your equipment through input/output (I/O) modules that relay information between the equipment and the CPU. When you design your program, you need to know the physical and logical configuration of these I/O modules, how your equipment is connected to them, and how they are addressed and accessed. The relationships among the system components of the TI575 System are illustrated in Figure 1-8. For details about the hardware components and installation, refer to the *SIMATIC TI575 System Manual*.

TI575 Local and Remote I/O

I/O modules are grouped into local and remote I/O categories depending upon their physical location. The local I/O comprises those modules located in the same base assembly as the CPU.

When you install the optional remote I/O annex card (PPX:575-2126), the TI575 can communicate with Series 505 and Series 500 I/O. You can connect up to 15 Series 505/500 base assemblies to each CPU. The I/O modules in these bases make up the remote I/O as shown in Figure 1-8.

Individual I/O modules in the remote bases communicate with the TI575 through remote base controllers (RBC). The RBC in each remote base transmits all information from the I/O modules in that base directly to the CPU. The TI575 CPU remote I/O consists of one channel. A channel on the TI575 CPU comprises up to 8192 I/O points.

Both Series 505 and Series 500 I/O can be connected to a TI575 CPU as remote I/O. The TI575 controller is capable of addressing directly the PPX:505-6851 RBC in a Series 505 base assembly, or the PPX:500-5114 RBC in a Series 500 base assembly. The I/O numbering scheme for remote I/O is identical to that of the TI545. For a discussion of the Series 505/500 remote I/O numbering, refer to Section 1.1. For information about communicating with VME-compatible I/O, refer to the user documentation for the TI575 system.

TI575 Scan Operation

The TI575 scan operation is identical to that of the TI545 and TI555 controllers. Refer to Section 1.1 for a detailed discussion of the scan functions.




Figure 1-8 Components for the TI575 System

1.4 The TI525/TI535 Systems

System Components The programmable controller interacts with your equipment through input/output (I/O) modules that relay information between the equipment and the programmable controller. When you design your program, you need to know the physical and logical configuration of these I/O modules, how your equipment is connected to them, and how they are addressed and accessed. The relationships among the system components of the TI525/TI535 controllers are illustrated in Figure 1-9. For details about hardware components and installation, refer to the hardware manual for your system.

Local and Distributed I/O I/O modules are grouped into local or distributed I/O categories depending upon their physical location. The local I/O comprises those modules located in the same base assembly as the programmable controller. The local I/O includes I/O modules in up to 2 logical (8-slot) bases numbered 0 and 1.

You can connect up to 14 additional logical bases to the system, numbered 2–15. The I/O modules in these bases make up the distributed I/O as shown in Figure 1-9. Except for the PPX:525–1102, the TI525 and TI535 controllers support both local and distributed I/O. Both Series 500 and 505 I/O can be connected to a TI525/TI535 controller as distributed I/O.




Figure 1-9 Components for the TI525 and TI535 Systems

Series 505
Logical Base

For a Series 505 system, a base assembly is composed of one or two logical bases. A logical base is defined as a group of eight I/O slots, as shown in Figure 1-10. Therefore, the 16-slot base assembly contains two 8-slot logical bases, while the 8-slot base assembly contains one logical base. The four-slot PPX:505-6504 base also contains one logical base, but slots 5-8 do not physically exist.




Figure 1-10 Definition of Series 505 Logical Base

The TI525/TI535 Systems (continued)

Assigning I/O Point Numbers

You must assign the I/O point and slot numbers from the I/O Configuration Chart on your programming device. The TI525/TI535 controller does not update discrete or word I/O points in non-configured I/O modules. Refer to your TISOFT user manual for instructions about configuring the I/O.

A Special Function Module is divided into the I/O portion and the special function portion. When a Special Function Module is inserted into a TI525/TI535 system, the special function portion of the module is automatically logged, and can send and receive data from the TI525/TI535.

NOTE: You must configure the I/O portion so that the programmable controller updates the I/O points. Non-special function modules are not logged in automatically.

You can configure local I/O to a maximum of 512 I/O points. You can obtain this with base PPX:505–6516 (16 slots) and 32-point I/O modules.

The programmable controller permits a maximum number of 1023 points for a distributed system. You do not need to assign the point numbers consecutively. For example, in a distributed system, Base 2 can be assigned I/O points 897–960, but the highest number that you can assign to any point is 1023. After you have entered an I/O configuration, the programmable controller logs a non-fatal error when a module(s) is present but not configured. You cannot use that module until it has been configured.

You do not need to assign I/O point numbers to empty slots or to non-existent slots in logical bases that have fewer than eight slots.

Scan Operation

The functions executed by the TI525/TI535 controllers are described below and illustrated in Figure 1-11.

I/O Update. During the I/O cycle update the programmable controller writes data from the image registers to the outputs, and stores data from the inputs into the image registers. The length of the I/O update cycle depends upon the number of bases and types of modules (analog, discrete or intelligent). All I/O points are fully updated each scan.

Ladder Logic Cycle. The programmable controller executes the relay ladder logic program. The entire RLL program is executed each scan.

Special Function Module Communication. The programmable controller executes task codes that were gathered from the Special Function (SF) modules. The resulting information is transferred back to the SF modules. Each SF module that requires service adds scan time; how much depends on the type of module and the type of task. Each type of module is allowed a certain number of task code requests, block transfers, or store-and-forward operations per scan. Once these are completed, the SF cycle is completed.

Communication Port Service. The programmable controller executes tasks received through the communication ports. A minimum of two milliseconds is allotted for this function. If the scan time has been fixed, then the time remaining after all other functions are finished is devoted to task processing. When the allotted time has expired, task processing is continued on the subsequent scan.

Diagnostics. The programmable controller executes self-diagnostics at the end of each scan.




Figure 1-11 Scan Sequence for the TI525/TI535 Controllers

1.5 The TI520C/TI530C/TI530T Systems

System Components

The programmable controller interacts with your equipment through input/output (I/O) modules that relay information between the equipment and the programmable controller. When you design your program, you need to know the physical and logical configuration of these I/O modules, how your equipment is connected to them, and how they are addressed and accessed. The relationships among the system components of the TI520C/TI530C/TI530T controllers are shown in Figure 1-12. For details about hardware and installation, refer to the hardware manual for your system.

Local and Distributed I/O

I/O modules are grouped into local or distributed I/O categories, based on their physical location. The local I/O comprises those modules located in the same base assembly as the programmable controller. The local I/O includes I/O modules in up to two logical (eight-slot) bases numbered 0 and 1.

You can connect up to 14 additional logical bases to the system, numbered 2 to 15. The I/O modules in these bases make up the distributed I/O as shown in Figure 1-12. The TI530C and the TI530T support both local and distributed I/O. Both Series 505 and Series 500 I/O can be connected to a TI530C/TI530T controller as distributed I/O.




Figure 1-12 Components for the TI520C, TI530C, or TI530T Systems

Series 500
Logical Base

For a Series 500 system, a base assembly is composed of one or two logical bases. A logical base is defined as a group of eight I/O slots, as shown in Figure 1-13. Therefore, the 16-slot base assembly has two 8-slot logical bases. The 14-slot base assembly model also has two logical bases, but slots 7–8 on the second base do not physically exist.




Figure 1-13 Definition of Series 500 Logical Base

The TI520C/TI530C/TI530T Systems (continued)

Assigning I/O Point Numbers

If you intend to use any modules with more than eight I/O points per physical I/O slot, you must assign the I/O point numbers yourself when you configure the I/O numbering. You do this from the I/O Configuration Chart on your programming device. Refer to your TISOFT user manual for instructions on how to configure the I/O.

You can configure the local I/O to a maximum of 512* I/O points when you assign the I/O point numbers. This is obtained by using base PPX:500–5828 (16 slots) with the PPX:500–5840 adapter base and 32-point I/O modules.

The programmable controller permits a maximum number of 1023 points for a distributed system. You do not need to assign the point numbers consecutively. For example, in a distributed system, Base 2 can be assigned I/O points 897–960, but the highest number that you can assign to any point is 1023. After you have entered an I/O configuration, the programmable controller logs a non-fatal error when a module(s) is present but not configured. You cannot use that module until it has been configured.

You do not need to assign I/O point numbers to empty slots or to non-existent slots in logical bases that have fewer than eight slots.

*I/O Module power consumption requirements may reduce the actual number of I/O points that can be used.

Using Default I/O Numbers

If you do not configure the I/O, the TI520C, TI530C, and TI530T controllers automatically log in all eight-point modules. Modules having greater than eight points are not logged in; however, their presence in the I/O base is indicated when you execute a Read Base function with your programming unit.

When the programmable controller logs in the modules and configures the I/O automatically, the module points are assigned numbers according to the slot and the base in which the module is located. The point number assignments can be determined by referring to Figure 1-14. You can calculate the module starting address by using the following equation:

$$\text{Starting Address} = 1 + [(\text{Logical Base \#}) \times 64] + [(\text{Slot \#} - 1) \times 8]$$

Slot numbers	Base 1								Base 0							
	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1
	121	113	105	97	89	81	73	65	57	49	41	33	25	17	9	1
	128	120	112	104	96	88	80	72	64	56	48	40	32	24	16	8
	Base 3								Base 2							
	249	241	233	225	217	209	201	193	185	177	169	161	153	145	137	129
	256	248	240	232	224	216	208	200	192	184	176	168	160	152	144	136
	Base 5								Base 4							
	377	369	361	353	345	337	329	321	313	305	297	289	281	273	265	257
	384	376	368	360	352	344	336	328	320	312	304	296	288	280	272	264
	Base 7								Base 6							
	505	497	489	481	473	465	457	449	441	433	425	417	409	401	393	385
	512	504	496	488	480	472	464	456	448	440	432	424	416	408	400	392
	Base 9								Base 8							
	633	625	617	609	601	593	585	577	569	561	553	545	537	529	521	513
	640	632	624	616	608	600	592	584	576	568	560	552	544	536	528	520
	Base 11								Base 10							
	761	753	745	737	729	721	713	705	697	689	681	673	665	657	649	641
	768	760	752	744	736	728	720	712	704	696	688	680	672	664	656	648
	Base 13								Base 12							
	889	881	873	865	857	849	841	833	825	817	809	801	793	785	777	769
	896	888	880	872	864	856	848	840	832	824	816	808	800	792	784	776
	Base 15								Base 14							
	1017	1009	1001	993	985	977	969	961	953	945	937	929	921	913	905	897
	1023*	1016	1008	1000	992	984	976	968	960	952	944	936	928	920	912	904

I/O point number

* The total number of I/O points cannot exceed 1023. Therefore, in base 15, slot 8 consists of seven points.

Figure 1-14 Series 500 I/O Default Numbering

The TI520C/TI530C/TI530T Systems (continued)

Using Default Numbers with 6-, 12-, 14-Slot Bases

The 6-, 12-, and 14-slot I/O base assemblies hold at least 1 logical base with fewer than 8 slots. Because the default numbering is configured on multiples of the 8-slot logical base, I/O point numbers are assigned to points on non-existent slots. For example, in the PPX:500–5848 base assembly with 14 slots, I/O points 113–128 are assigned to the 2 non-existent slots on the second logical base of this assembly. See Figure 1-15.

If you use the 6- 12- or 14-slot base for the programmable controller and install an IOCC as well, the power supply must be installed in Slot B and I/O slot 1 is not available. This slot is covered by the power supply in this situation and cannot accommodate an I/O module. The I/O point numbers (1–8) assigned this slot by the default numbering cannot be used.




Figure 1-15 Default I/O Point Numbers for 14-Slot Base

Scan Operation

The functions executed by the TI520C/TI530C/TI530T controllers are described below and illustrated in Figure 1-16.

I/O Update. During the I/O cycle update the programmable controller writes data from the image registers to the outputs, and stores data from the inputs into the image registers. The length of the I/O update cycle depends upon the number of bases and types of modules (analog, discrete or intelligent). All I/O points are fully updated each scan.

Ladder Logic Cycle. The programmable controller executes the relay ladder logic program. The entire RLL program is executed each scan.

Special Function Module Communication. The programmable controller executes task codes that were gathered from the Special Function (SF) modules. The resulting information is transferred back to the SF modules. Each SF Module that requires service adds scan time; how much depends on the type of module and the type of task. Each type of module is allowed a certain number of task code requests, block transfers, or store-and-forward operations per scan. Once these are completed, the SF cycle is completed.

Communication Port Service. The programmable controller executes tasks received through the communication ports. A minimum of two milliseconds is allotted for this function. If the scan time has been fixed, then the time remaining after all other functions are finished is devoted to task processing. When the allotted time has expired, task processing is continued on the subsequent scan.

Diagnostics. The programmable controller executes self-diagnostics at the end of each scan.




Figure 1-16 Scan Sequence for the TI520C/TI530C/TI530T Controllers

Chapter 2
Data Representation


2.1	Definitions	2-2
2.2	Integers	2-3
2.3	Real Numbers and Binary-Coded Decimal	2-5
	Real Numbers	2-5
	Binary Coded Decimal	2-5
2.4	Format for an Address Stored in a Memory Location	2-6

DCS Center


2.1 Definitions

The terms listed below are used throughout this manual and have the following meanings.

Byte. A byte consists of 8 contiguous bits.




Word. A word consists of 2 contiguous bytes, 16 bits.



For example, the contents of V-Memory word V100 occupy 16 contiguous bits; the word output WY551 occupies 16 contiguous bits.

Long Word. A long word consists of 2 contiguous words, 32 bits, that represent a single value.



For example, the contents of V-Memory long word V693 occupy two contiguous words (32 bits), V693 and V694. The next available address is V695, which can represent a word (16 bits) or another long word (32 bits).

Image Register. The image register is a reserved memory area used to store the value of all discrete (on/off) and word I/O data. Discrete I/O data is contained in the discrete image register. Word I/O data is stored in the word image register. See Section 3.1 for a more complete discussion of the function of the image register.

I/O Point. An I/O point consists of an I/O type and a reference number that represent a location in the image register. An I/O point that represents a discrete bit in the discrete image register is composed of an X or Y I/O type. An I/O point that represents a word in the word image register is composed of a WX or WY I/O type.

2.2 Integers

Signed integers are stored as 16-bit words in the two's complement format as shown in Figure 2-1. The 16-bit format allows you to store values ranging from $-32,768$ to $+32,767$ (decimal integer values). When bit 1 (the sign bit) is 0, the number is positive; when bit 1 is 1, the number is negative.




Figure 2-1 Format of Signed Integers

Integers (continued)

You can display data on your programming unit as an unsigned integer. The 16-bit format allows you to display integer values ranging from 0 to 65535 as shown in Figure 2-2.




Figure 2-2 Format of Unsigned Integers

Thirty-two bit signed long word integers are stored as 32-bit long words in the two's complement format:

